`timescale 1ns/1ns

module odd_sel(
           input [31: 0] bus,
           input sel,
           output check
       );
wire check_o;
assign check_o = ^ bus;
// check_o偶校验
assign check = (sel == 1'b1) ? check_o :
       ~check_o;

endmodule
